I. INTRODUCTION

III
-V COMPOUND semiconductors are regarded as promising candidates to replace silicon in future generations of CMOS technology. In the quest for enhanced performance over silicon devices at advanced nodes, III-V multi-gate transistors such as FinFETs or nanowire gate-allaround MOSFETs (NW-MOSFETs) are being pursued with fin width or nanowire diameter in the sub-10 nm range. In this dimensional regime, precise etching control is paramount.
Inspired by the atomic layer etching technology developed in silicon [1] , [2] , the concept of digital etch (DE) was introduced to III-V compound semiconductors [3] - [8] . In digital etch, the oxidation and oxide removal steps characteristic of chemical etching are performed separately. This makes them both self-limiting affording nanometer-scale control of the etching process. Digital etch has been shown to preserve high aspect ratio features, enabling precise device dimension engineering. It has also been shown to be effective in mitigating surface damage induced by RIE [9] . In the last few years, the use of digital etch has enabled demonstrations of aggressively scaled III-V FinFETs and NW-MOSFETs with exciting electrical characteristics [10] - [14] . So far, DE has been solely applied to arsenide-based III-Vs, achieving a smallest feature size of 5 nm in fins [15] and 7 nm in lateral nanowires [10] . On the other hand, demonstrations of high aspect ratio vertical nanowires (VNW) by DE have been limited to 11-15 nm diameter [12] . This is a result of nanowire breakage as a consequence of the strong mechanical stress exerted by the water-based acids used in the oxide removal step of DE. In addition, conventional DE does not work on antimonide-based III-Vs, an important class of materials with potential for p-channel MOSFETs and tunnel-FETs [12] , [16] - [18] . Antimonides are highly reactive and can be etched by water, negating the tight etching control that is sought in DE.
In this letter, we introduce a novel non-aqueous DE technique that overcomes these challenges. The new approach uses acids dissolved in alcohol which has less surface tension than water. We obtain a consistent 1 nm/cycle etching rate on both InGaAs and InGaSb-based heterostructures. We also demonstrate a 97% mechanical yield of sub-10 nm VNWs after 7 etch cycles. In addition, we show InGaAs vertical single NW-MOSFETs fabricated by this technique with excellent subthreshold characteristics.
II. EXPERIMENT
DE of a III-V semiconductor consists of an oxidation step, typically performed dry in oxygen plasma [7] , or wet in ozonated water [13] or H 2 O 2 [3] , [4] , followed by an oxide removal step, conventionally carried in water-based H 2 SO 4 [3] , [9] , [11] or HCl [3] , [10] , [12] , [13] . When performed separately, both steps are self-limiting resulting in a highly controlled etch rate in the nanometer per cycle range.
We explore the use of alcohol-based acids for the oxide removal sub-cycle. The motivation is twofold. On the one hand, we seek to reduce the surface tension of the acid removal step in an effort to enhance the survivability of very thin nanowires. Secondly, we seek a DE technique for antimonides which are highly reactive and easily oxidized and etched in water. This is particularly the case if there are defects from material growth or plasma damage.
We compare three oxide removal chemistries: 4.1 M H 2 SO 4 in DI water, 2.0 M H 2 SO 4 in methanol, and 0.1 M HCl in isopropanol IPA. 1 H 2 SO 4 and HCl are chosen as they are After RIE, the arsenide sample is dipped in BOE for 30 s to remove the HSQ mask and native oxide. The antimonide sample is dipped in the HCl:IPA solution for 30 s, to remove the native oxide, with the HSQ remaining. At this point, various cycles of digital etch are carried out. Between cycles, fin width and VNW diameter are measured by SEM to monitor the etch rate. Fig. 1(a) demonstrates the thinning process of an arsenide VNW with initial diameter of 34 nm, after 2, 5, and 10 DE cycles in HCl:IPA. Fig. 1(b) shows the narrowest arsenide VNW obtained with a 5 nm diameter and 230 nm height (aspect ratio = 46). Fig. 1(c) shows a 10 nm wide antimonide fin.
III. RESULTS AND DISCUSSION
Etch-rates were obtained by measuring VNW diameter by SEM on sets of 12 NWs of various initial diameters. Figs. 2(a) and (b) show the evolution of arsenide NW diameter in alcohol-based HCl and H 2 SO 4 , respectively. The average radial etch rate in HCl:IPA is 1.0 ± 0.04 nm/cycle, and in H 2 SO 4 :methanol is 1.2 ± 0.05 nm/cycle . These values closely match the etch rate using H 2 SO 4 :DI water which is 1.0 ± 0.1 nm/cycle. Fig. 2(c) shows the change in an antimonide NW after dipping in DI water for 2 minutes. The diameter decreases from 100 nm to 92 nm. Also, the NW sidewall and AlGaSb field surface become rough and trenches appear at the heterojunction interfaces. The antimonide fin sidewall in Fig. 2(c) also reveals such etching. Therefore, water-based DE is not viable for antimonides. This issue is relieved by using alcoholbased solutions. Fig. 2(d) shows an antimonide NW after dipping in 10% HCl:IPA for 2 minutes. No excessive sidewall etching or surface damage is observed, implying that the etching is self-limited after removing the layer of oxide on the sidewall. Fig. 2(e) shows the HCl:IPA digital etch rate of antimonide NWs, exhibiting a radial etching rate of 1.0 ± 0.1 nm/cycle.
A key challenge for devices fabricated by DE is the low mechanical yield of the process in the sub-10 nm regime. This is a result of the high surface tension of water during dipping and rinsing, and is particularly problematic for VNWs which, unlike fins, cannot be anchored at both ends. Fig. 3(a) shows an arsenide VNW array (initial diameter = 22 nm) after 7 cycles of conventional DE. A final NW diameter of 8 nm is expected but all structures are destroyed. In contrast, Fig. 3(b) shows an identical sample processed side-by-side in HCl:IPA. 8 nm diameter VNWs are demonstrated with over 97% mechanical yield. Moreover, no clustering is observed for tightly spaced VNWs [19] . This is revealed in Fig. 3(d) where a 10 nm diameter VNW array spaced by 80 nm is shown. Table 1 summarizes the mechanical yield of arsenide VNWs after 7 DE cycles with various nominal final diameters, for water as well as alcohol-based acids. The superiority of the new technique is clearly demonstrated. It should be noted that 7 DE cycles is a harsh process that is typically unnecessary in actual device fabrication. In a shortened process, higher mechanical yields at smaller diameters should be possible.
It is worth noting that, although there are other drying methods which can minimize surface tension, such as critical Fig. 3(c) . This is likely due to the smaller viscosity of methanol (0.54 cP) than that of IPA (2.0 cP). These results indicate that NW breakage happens during the oxide etch process as well as while rinsing.
IV. InGaAs NW-MOSFETs To illustrate the practical applicability of the new DE process, we have fabricated InGaAs VNW-MOSFETs through a process similar to that of [14] using a similar heterostructure to [20] . The process includes 5 DE cycles in 4.1 M H 2 SO 4 :methanol. Fig. 4(a) shows a schematic cross-section of the device which features a 2 nm thick Al 2 O 3 gate dielectric (EOT = 1 nm), W gate metal, and Mo ohmic contacts. NW diameters range from 20 to 40 nm, the channel length is 80 nm.
The linear subthreshold characteristics of a typical device consisting of 100 NWs with 40 nm diameter is shown in Fig. 4(b) . A linear subthreshold swing, S lin , of 78 mV/dec is obtained on the NW array. As shown in Fig. 4(c) , a single NW device with 40 nm diameter exhibits a minimum S lin of 70 mV/dec. The 20 nm diameter device shows a minimum S of 74 mV/dec at V DS = 0.5 V. The D it estimated from the linear subthreshold characteristics is approximately 3.9•10 12 eV −1 cm −2 . Devices with such narrow diameters suffer from high contact resistance at low V DS due to small top contact area. The inset of Fig. 3(c) shows that S remains below 80 mV/dec over two orders of magnitude of I D . This is one of the best linear subthreshold swings reported in InGaAs VNW-MOSFETs, as shown in Fig. 4(d) [21] . This indicates that the new DE technique delivers sidewall quality comparable to the conventional approach. 
